

Public Products List

Publict Products are off the shelf products. They are not dedicated to specific customers, they are available through ST Sales team, or Distributors, and visible on ST.com

PCN Title: Power Management BU: Alternative die for TL431AIL3T and TL432AIL3T

PCN Reference: AMS/21/13153

Subject: Public Products List

Dear Customer,

Please find below the Standard Public Products List impacted by the change.

TL431AIL3T	TL432AIL3T	
------------	------------	--

IMPORTANT NOTICE - PLEASE READ CAREFULLY

Subject to any contractual arrangement in force with you or to any industry standard implemented by us, STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved



General Purpose Analog & RF Division

Power Management Quality and Reliability

REL.6088-1258-2020.W

Reliability

Voltage References

New Product qualification

TL431BL3T

M43101 Line Technology HBIP40V Package SOT23 3 L

General Information

Product Lines M43101

Product Description Programmable voltage

reference TL431BL3T

Product Group AMG

Product division

General Purpose Analog & RF

Division

Package SOT23 3 L / SO8

Silicon Process technology HBIP40

Locations							
Wafer fab	Singapore 6						
Assembly plant	Carsem / Shenzhen						
Reliability Lab	Catania Reliability LAB						
Tionability Lab	Catama Hondolity LAB						

DOCUMENT INFORMATION

Version	Date	Pages	Handled by	Approved by	Comment
1	August 2020	6	Angelo Basile	Giuseppe Giacopello	Final Report



General Purpose Analog & RF Division

Power Management Quality and Reliability

REL.6088-1258-2020.W

TABLE OF CONTENTS

1	APPLICABLE AND REFERENCE DOCUMENTS	3
2	GLOSSARY	3
	RELIABILITY EVALUATION OVERVIEW OBJECTIVES	
	CONCLUSION	
	DEVICE CHARACTERISTIC	
	5.1 DEVICE DESCRIPTION	4
	5.2 CONSTRUCTION NOTE	4
6	TEST VEHICLE & TEST PLAN	5
7	TEST DESCRIPTION	6



General Purpose Analog & RF Division

Power Management Quality and Reliability

REL.6088-1258-2020.W

1 APPLICABLE AND REFERENCE DOCUMENTS

Document reference	Short description
JESD47	Stress-Test-Driven Qualification of Integrated Circuits

2 GLOSSARY

DUT	Device Under Test
SS	Sample Size

3 RELIABILITY EVALUATION OVERVIEW OBJECTIVES

To qualify the New Product TL431BL3T

4 CONCLUSION

The present reliability results are positive.



General Purpose Analog & RF Division

Power Management Quality and Reliability

REL.6088-1258-2020.W

5 DEVICE CHARACTERISTIC

5.1 Device description

The TL431 is an adjustable shunt voltage reference with guaranteed temperature stability over the entire operating temperature range .the operating output voltage may be set any value between 2.5 and 36V with two impedence external resistors. The TL431 operates with a wide current range from 1 to 100mA with a typical dynamic impedence of 0.2

5.2 Construction note

P/N	TL431						
Wafer/Die fab. information							
Wafer fab manufacturing location	Singapo	re AMK6					
Technology	HBII	P40V					
Die finishing back side	Lapped	d Silicon					
Die size	830 x 78	30 micron					
Wa fer Passivation type	PVAPOX	-NITRIDE					
Assembly information							
Assemby Site	Carsem M	SHENZHEN B/E					
Package description	SOT23 3 L	SO8					
Molding compound	Ероху	Ероху					
Frame	HDLF NiPdAu	NiThPdAgAu					
Die attach material	Ероху	Epoxy					
Wires bonding materials/diameters	1 mils Cu 1 mils Cu						
Final testing information	Final testing information						
Testing location	Carsem S SHENZHEN B/E						
Tester	ASL1000						
Test program	M431 1 M431_STS_01						



General Purpose Analog & RF Division

Power Management Quality and Reliability

REL.6088-1258-2020.W

6 TEST VEHICLE & TEST PLAN

Lot #	Diffusion Lot	Assy Lot	Package	Product Line	Comments
1	V6010VYY	E016A11	SOT23 3L	M43101	
2	6208FFJH32	9Y233ADH	SOT23 3L	M43101	
3	60197XV	GK2320LN	SO8	10143101	

						Failure/SS Ge		Generic Data	
Test	PC	Std ref.	Conditions		Steps	1° Lot SOT23-3L	2° Lot SOT23-3L	3° Lot SO8	For Voltage Reference
Silicon related									
		JESD22	Tj = 125° C,		168 h	0/77		0/77	0/308
HTOL	Ν	A-108	Vbias=+5V	77	500 h	0/77		0/77	(77x4lot)
		77 100	V 5143= 10 V		1000 h	0/77		0/77	(11X+IOt)
		JESD22			168 h	0/45	0/45	0/45	0/180
HTSL	Ν	A-103	Ta = 150° C	45	500 h	0/45	0/45	0/45	(45x4lot)
		71.100			1000 h	0/45	0/45	0/45	(Tox Hot)
Package relate	ed				ı				
PC		JESD22 A-113	Driving 24 h @125°C store 168h @ Ta=85°C Rh = 85 % Oven Reflow @ Tpeak=260°C 3 times	231	Final	PASS	PASS	PASS	
		150500		77		0/77	0/77	0/77	
AC	Υ	JESD22 A-102	Ta = 121°C, Pa = 2 Atm		168h	0/77	0/77	0/77	0/308 (77×41at)
		A-102				0/77	0/77	0/77	(77x4lot)
		IECDOO			100 cy	0/77	0/77	0/77	0/000
TC	Υ	JESD22 A-104	Ta = -65° C to 150° C	77	200 cy	0/77	0/77	0/77	0/308 (77x4lot)
		A-104			500 cy	0/77	0/77	0/77	(7784101)
		JESD22	Ta = 85° C, RH = 85%,		168 h	0/77	0/77	0/77	0/308
THB	Υ	A-101	$V_{\text{bias}=+2.5V}$	77	500 h	0/77	0/77	0/77	(77x4lot)
			V DIA3=+2.5 V		1000 h	0/77	0/77	0/77	(77,4101)
Other Tests									
		JESD22-A114	НВМ	3	2KV			PASS	
ESD	N	JESD22-C101	CDM	3	1.5KV		PASS	PASS	

Note: All samples are assembly on dedicated PCB in agreement with JEDEC020



General Purpose Analog & RF Division

Power Management Quality and Reliability

REL.6088-1258-2020.W

7 TEST DESCRIPTION

Test name	Description	Purpose
Die Oriented	2000	. u.pood
HTOL High Temperature Operative Life	The device is stressed in static or dynamic configuration, approaching the operative max. absolute ratings in terms of junction temperature and bias condition.	To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way. The typical failure modes are related to, silicon degradation, wire-bonds degradation, oxide faults.
HTSL High Temperature Storage Life	The device is stored in unbiased condition at the max. temperature allowed by the package materials, sometimes higher than the max. operative temperature.	To investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress- voiding.
Package Oriented		
PC Preconditioning	The device is submitted to a typical temperature profile used for surface mounting devices, after a controlled moisture absorption.	As stand-alone test: to investigate the moisture sensitivity level. As preconditioning before other reliability tests: to verify that the surface mounting stress does not impact on the subsequent reliability performance. The typical failure modes are "pop corn" effect and delamination.
AC Auto Clave (Pressure Pot)	The device is stored in saturated steam, at fixed and controlled conditions of pressure and temperature.	To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity.
TC Temperature Cycling	The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation.
THB Temperature Humidity Bias	The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambient temperature and relative humidity.	To evaluate the package moisture resistance with electrical field applied, both electrolytic and galvanic corrosion are put in evidence.
Other Test		
ESD Electro Static Discharge	The device is submitted to a high voltage peak on all his pins simulating ESD stress according to different simulation models. CDM: Charged Device Model HBM: Human Body Model	To classify the device according to his susceptibility to damage or degradation by exposure to electrostatic discharge.
LU Latch-Up	The device is submitted to a direct current forced/sunk into the input/output pins. Removing the direct current no change in the supply current must be observed.	To verify the presence of bulk parasitic effect inducing latch-up.